



**MUZAFFARPUR INSTITUTE OF TECHNOLOGY,
MUZAFFARPUR, BIHAR – 842003**
(Under the department of Science & Technology, Bihar, Patna)

B.Tech 3rd Semester Mid-Term Examination, 2018
Digital Electronics

Solution

Q.N. 1(a) convert the decimal number $(37.625)_{10}$ into binary number $()_2$.

Solⁿ:- The decimal number 37.625 contains integer part 37 and fraction part 0.625.

conversion of integer part:- (Division operation by 2)

2		37		Generated Remainder
2		18	→	1
2		9	→	0
2		4	→	1
2		2	→	0
2		1	→	0
		0	→	1

Thus, $(37)_{10} = (100101)_2$

conversion of fractional part:- (Multiplication operation by 2)

$0.625 \times 2 = 1.250$	→	Generated Integer
$0.250 \times 2 = 0.500$	→	0
$0.500 \times 2 = 1.000$	→	1

Thus, $(0.625)_{10} = (101)_2$

combiningly, $(37.625)_{10} = (100101.101)_2$

1(b) Determine the 2's complement of the number $(1010111)_2$

Solⁿ:- 2's complement of the binary number can be obtained by first taking 1's complement and then adding 1 to it.

1 0 1 0 1 1 1

↓ ↓ ↓ ↓ ↓ ↓ ↓

0 1 0 1 0 0 0

→ 1's complement (complementing 1 to 0 & 0 to 1)


+ 1

0 1 0 1 0 0 1 → 2's complement

Thus, 2's complement is $(0101001)_2$.

1(c) convert the binary number $(10110)_2$ into Gray code.

Solⁿ:- Binary to Gray code conversion



Thus, the Gray code is $(11101)_G$.

1(d) Perform the binary subtraction $11110 - 11011$.

Solⁿ:- Binary subtraction:-

$$\begin{array}{r}
 11110 \\
 - 11011 \\
 \hline
 00011
 \end{array}$$

Thus, the result after subtraction $(00011)_2$

1(e) Add the BCD number 1001 & 0100

Solⁿ:-

$$\begin{array}{r}
 1001 \\
 + 0100 \\
 \hline
 1101
 \end{array}$$

$$\begin{array}{r}
 1101 \\
 0110 \\
 \hline
 00010011
 \end{array}$$

$$\underbrace{0001} \quad \underbrace{0011}$$

The three zeros are added to make a 4 bit binary number.

→ The decimal equivalent of this BCD is greater than 9, therefore it is not a valid BCD number. Therefore we will add $(0110)_2$ to skip the six invalid states.

$$(00010011)$$

Ans

Q.N. 2(a) Using Boolean theorem prove that

$$A + \bar{A}B + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}D = A + B + C + D$$

Solⁿ:-

$$A + \bar{A}B + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}D$$
$$= (A + \bar{A})(A + B) + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}D \rightarrow \left(\begin{array}{l} \text{using distributive} \\ \text{Property} \\ A + AC = (A+B) \cdot \\ (A+C) \end{array} \right)$$

$$= A + B + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}D \quad (\because A + \bar{A} = 1)$$

$$= B + \underbrace{A + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}D}$$

$$= B + (A + \bar{A})(A + \bar{B}C) + \bar{A}\bar{B}\bar{C}D \rightarrow \left(\begin{array}{l} \text{using distri-} \\ \text{butive propert} \end{array} \right)$$

$$= B + A + \bar{B}C + \bar{A}\bar{B}\bar{C}D$$

$$= A + B + \bar{B}C + \bar{A}\bar{B}\bar{C}D$$

$$= A + (B + \bar{B})(B + C) + \bar{A}\bar{B}\bar{C}D$$

$$= A + B + C + \bar{A}\bar{B}\bar{C}D$$

$$= B + C + A + \bar{A}\bar{B}\bar{C}D$$

$$= B + C + (A + \bar{A})(A + \bar{B}\bar{C}D)$$

$$= B + C + A + \bar{B}\bar{C}D$$

$$= A + C + B + \bar{B}\bar{C}D$$

$$= A + C + (B + \bar{B})(B + \bar{C}D)$$

$$= A + C + B + \bar{C}D$$

$$= A + B + C + \bar{C}D$$

$$= A + B + (C + \bar{C})(C + D)$$

$$= A + B + C + D$$

proved

Q.N. 2(b) Simplify the logical expression

$Y = \sum_m (1, 5, 10, 11, 12, 13, 15)$ using K-map and realize the simplified expression using logic gates.

Solution:

$$Y = \sum_m (1, 5, 10, 11, 12, 13, 15)$$

The K-map for the above expression.

AB \ CD	00	01	11	10
00	0	0	1	0
01	1	1	1	0
11	0	0	1	1
10	0	0	0	1

There are two possible ways of grouping the 1's, and the two expressions obtained are logically equivalent.


WAY-1

AB \ CD	00	01	11	10
00	0	0	1	0
01	1	1	1	0
11	0	0	1	1
10	0	0	0	1

Simplified logical expression

$$Y = \bar{A}\bar{C}D + AB\bar{C} + ABD + A\bar{B}C$$

Realization of simplified logical expression using logic gates.




WAY-2

AB \ CD	00	01	11	10
00	0	0	1	0
01	1	1	1	0
11	0	0	1	1
10	0	0	0	1

$$Y = \bar{A}\bar{C}D + ABC\bar{C} + ABD + A\bar{B}C$$

Realization of simplified logical expression using logic gates.




Q.N. 3 (a) What is full adder? Show with the block diagram.

Solution:-

Full adder :-

A full adder is a combinational circuit that performs the arithmetic sum of three input bits and produces a sum and a carry as an output.



3(b) Write the truth table for the full adder and derive the simplified logical expressions for the sum & carry outputs.

Sol:- Truth Table of full adder

Inputs			Outputs	
A	B	Cin	Sum(S)	Carry(Cout)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Simplified expressions of sum and carry outputs can be obtained by solving K-map for Sum (S) and carry (Cout) outputs from truth table.

Simplification for sum (S) output

AB	00	01	11	10
Cin				
0	0	1	0	1
1	1	0	1	0

$$S = \bar{A}\bar{B}\bar{C}_{in} + \bar{A}\bar{B}C_{in} + AB\bar{C}_{in} + A\bar{B}C_{in}$$

This expression can ^{also} be expressed as

$$\begin{aligned} S &= (\bar{A}\bar{B} + AB)C_{in} + (\bar{A}B + A\bar{B})\bar{C}_{in} \\ &= (\overline{A \oplus B})C_{in} + (A \oplus B)\bar{C}_{in} \end{aligned}$$

$$S = A \oplus B \oplus C_{in}$$

Simplification for carry (Cout) output


AB	00	01	11	10
Cin				
0	0	0	1	0
1	0	1	1	1

$$C_{out} = AB + BC_{in} + AC_{in}$$


Realization of logical expressions using logic gates.

For sum (S) output

$$S = \bar{A} B \bar{C}_{in} + \bar{A} \bar{B} C_{in} + A B C_{in} + A \bar{B} \bar{C}_{in}$$



For carry output (cont): $C_{out} = AB + BC_{in} + C_{in}A$




Q.N.4(a) What is sequential circuit? Show the block diagram, truth table, and excitation table of the JK flip flop (FF) and derive the characteristic equation.

Sol:-


Sequential circuit :-

The logic circuit whose outputs at any instant of time depend not only on the present inputs but also on the past outputs are called sequential circuits.

Block diagram of sequential circuit



JK Flip flop (FF) :-



Block diagram of JK FF.

In the JK FF, J, K and CLK are the inputs and Q_n and \bar{Q}_n are, outputs, Q_n represent the present state, while after applying J, K and CLK inputs the next state is represented by Q_{n+1} .

Truth Table

Inputs			Output
J	K	CLK	Q_{n+1}
0	0	0	Q_n → No change
0	0	1	Q_n → No change
0	1	0	Q_n → No change
0	1	1	0 → Reset
1	0	0	Q_n → No change
1	0	1	1 → Set
1	1	0	Q_n → No change
1	1	1	\bar{Q}_n → Toggle

Excitation Table

For excitation table, we prepare present state - next state (PS-NS) table

Present State Q_n	Inputs		Next State Q_{n+1}
	J	K	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Excitation Table :-

Q_n	Q_{n+1}	Excitation I/PS	
		J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

Excitation table is prepared from PS-NS table. We prepare a combination of I/PS for which ~~the~~ a particular transition in PS to next state (NS) occurs.

For example

$Q_n \rightarrow 0$ to $Q_{n+1} \rightarrow 0$
occur in PS-NS table
for the combination of J &
K I/PS as

$$J=0, K=0 \text{ \&}$$

$$J=0, K=1$$

for $K=0$ & L we take 'd'

Characteristic Equation :-

Characteristic equation of JK FF can be obtained by solving the K-map for next state Q_{n+1} in terms of J, K & Q_n inputs.

Q_n	JK			
	00	01	11	10
0	0	0	1	1
1	1	0	0	1


$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

Q.N. 4(b) What is multiplexer (MUX)? Show with block diagram.

Solⁿ:- Multiplexer (MUX):-


A digital multiplexer is a combinational circuit that selects one digital information from several sources and transmits the selected information on a single output line.

Block diagram:-



Q.N.5(a) Realize JK Flip flop (FF) using SR Flip flop (FF).

Sol:- Here, the desired FF is JK FF using the available FF, SR FF.



Block diagram of JK FF using SR FF.

First of all, the PS-NS table for JK FF is prepared.

PS-NS Table for JK FF.

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Excitation table for S-R FF

Q_n	Q_{n+1}	Excitation I/PS	
		S	R
0	0	0	d
0	1	1	0
1	0	0	1
1	1	d	0

or Excitation

Now, Application table

Q_n	J	K	Q_{n+1}	Excitation I/PS	
				S	R
0	0	0	0	0	d
0	0	1	0	0	d
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	d	0
1	0	1	0	d	1
1	1	0	1	d	0
1	1	1	0	0	1

Now, for designing the decoder circuit, simplified expressions of S & R are obtained using K-map.

For S:

Q_n	JK			
	00	01	11	10
0	0	0	1	1
1	d	0	0	d


$$S = J \bar{Q}_n$$

for R

Q_n	JK			
	00	01	11	10
0	d	d	0	0
1	0	1	1	0

$$R = K Q_n$$

Thus, the realized JK FF using SR FF can be shown as below



JK FF using SR FF


Q.N. 5(b) what is Demultiplexer (DEMUX)? show with block diagram.

Sol:- Demultiplexer (DEMUX):-

A demultiplexer is combinational logic that receives information on a single input and transmits the same information over one of several ($2^m = n$) output lines.


The output line is selected by m number of select input lines.

Block diagram



6. solution

TTL (Transistor Transistor Logic)



TTL basically contains 3 stages.

1. Multi emitter input stage.
2. phase splitter stage.
3. Totem pole (OC) Active pull up output stage.

A	B	T ₁	T ₂	T ₃	T ₄	Y
0	0	Active	cut off	cut off	SAT	1
0	1	Active	cut off	cut off	SAT	1
1	0	Active	cut off	cut off	SAT	1
1	1	Reverse Active	SAT	SAT	CUT	0

TTL operation

→ In TTL logic family, if any of the i/p of logic family is low or all the inputs are low then emitter base junction of T₁ is forward biased & collector base junction is reversed biased [T₁ is in active mode].

→ Due to this transistor T₂ & T₃ are cut off and T₄ is in saturation and output is 1.

→ when all the inputs are high then emitter base junction of T₁

is reverse bias and collector base junction is forward bias. Due to this transistor T_1 is in reverse active, T_2 and T_3 are in saturation whereas T_4 is in cutoff and output is zero.

→ Hence basic gate of TTL is NAND gate.

→ Basic gate - NAND.

→ t_{pd} - 10 nsec.

→ P_{avg} - 10 mWatt.

→ F.O.M - 100 PJ.

→ Fanout - 10.

→ Noise margin - 0.4 volt.

Advantage of Totem pole conf.

1. Highest speed of operation.
2. Lower power dissipation.
3. Higher fanout.

Disadvantage

→ Not provide wired logic.

To provide wired AND operation, open collector outputs are used in TTL logic family.