

ANSWERS OF 'MICROPROCESSOR & ITS APPLICATIONS'
MID-SEM PAPER (NOV-2018)

- 1 (i) d
- (ii) C
- (iii) a
- (iv) C
- (v) d

2. (i) \overline{LOCK} → It is an active low signal. It indicates to another system bus master, not to gain control of the system bus while LOCK is active.

(ii) $\overline{MN}/\overline{MX}$ → This pin indicates what mode the processor is to operate in.

In minimum mode, 8086 itself generates all bus control signals.

In maximum mode, the three status signals are to be decoded to generate all the bus control signals.

(iii) HOLD → HOLD indicates that another master is requesting a local bus "HOLD". To be acknowledged, HOLD must be active HIGH. On receiving HOLD signal, μP will issue HLDA (High) as an acknowledgement in the middle of T1 clock cycle.

(iv) \overline{TEST} → ~~TEST~~ Pin is examined by the "WAIT" instruction. If the TEST pin is low, execution continues. Otherwise, the μP waits in an "idle" state.

(V) AD₀-AD₁₅ → These lines constitute the time multiplexed memory/IO address during the first clock cycle (T₁) and data during T₂, T₃ & T₄ clock cycles.


- (3) No. of T-states
- 10 T 6000H : LXI SP, 7FFFH.
 - 12 T 6003H : PUSH B ; B & C saved on stack.
 - 1-2 T 6004H : PUSH POP ; A & flags saved on stack
 - 10 T 6005H : POP B ; B ← A, C ← flags.
 - 4 T 6006H : MOV A, C ; A ← flags
 - 10 T 6007H : OUT 01H ; port address: 01H (assumed)
 - 4 T 6009H : ~~MOV~~ MOV A, B ; A ← A
 - 10 T 600AH : POP B ; B ← B, C ← C
 - 600BH : HLT

total: 72 T

clock freq = 5 MHz

⇒ $T = \frac{1}{5} \mu s = 0.2 \mu s$

⇒ total execution time = $72 \times 0.2 = 14.4 \mu s$



(4)(i) Addressing modes of 8085:

- (a) Register addressing → In this mode, the data is copied from one register to another. eg: MOV B, C.
- (b) Immediate address → In this mode, 8/16 bit data is specified in the instruction itself as one of the operand. eg: MVI C, 0AH.
- (c) Direct addressing → In this mode, the data is directly copied from the given address to the register. eg: LDA 2750H ; means data is copied from [2750H] to Accumulator.
- (d) Indirect addressing → In this mode, the data is transferred from one register to another by using the address pointed by the register. eg: LDAX B ; means data is copied from the address location pointed by BC register pair to Accumulator.
- (e) Implicit addressing → This mode doesn't require any operand. The data is specified by the opcode itself. eg: CMP, ~~etc~~.

~~4(ii)~~

P.T.O

4(i)) Program to get smallest number in data array Page 4

~~###~~

```
LXI H, 3000H ; set pointer for array
MOV B, M ; load the count
INX H
MOV A, M ; set 1st element as smallest smallest data
DCR B ; Decrement count
loop: INX H ; increment next
      ; increment HL to point to
      ; the next element in array.
      CMP M ;
      JC Ahead ; if A < M goto ahead
Ahead: DCR B
       JNZ loop
       STA 4000H ; store the smallest data
              ; at 4000H
       HLT.
```

5(i) Pending interrupt → A pending interrupt is simply an interrupt that has occurred, is enabled but hasn't made it through the interrupt prioritization process to have its handler executed. ~~Interrupt~~ 8085 μP has 5 interrupts and only one interrupt may occur during Interrupt service Subroutine and other interrupts remain pending.

SIM instruction: It is a multi purpose instruction used for the following purposes:

- (a) Serial data transfer (Serial I/O data)
- (b) Masking interrupts
- (c) Reset interrupt pending flag

- (ii) RIM instruction: It is also a multipurpose instruction used for the following purposes.
- Serial data transfer (Serial i/p data)
 - Read the pending interrupts.
 - Read the interrupt enable flag (i.e. whether the interrupts are enabled or not).
 - Mask status of interrupts.

Note: For 2.5 marks this much description is enough. But for University exams, you ^{also} need to write format of SIM and RIM instructions. (This can be found in any book on 8085).

5(ii) DMA Controller → DMA stands for Direct Memory Access. ~~It is design~~ It allows the device to transfer data directly to/from memory without any interference of CPU. Using a DMA Controller, the device requests the CPU to hold its data, address and control bus, so the device is free to transfer data directly to/from the memory. The DMA data transfer is initiated only after receiving HLDA signal from CPU.

Intel 8257 → It is a 40 pin IC used as a programmable DMA controller. i.e. it is a device to transfer the data directly between I/O and memory without through the CPU. 8257 has four channels and hence it can be used to provide DMA to 4 I/O devices. Each channel can be independently programmable to transfer upto 64 KB of data by DMA.

Note: For univ. exam., plz give functional blocks and format of mode set register. Here for 2.5 marks, u don't need to give so much details.