

Q1.

a) LOCALITY OF REFERENCE

CPU performs READ or WRITE operation only on cache memory. Cache memory maintains image of main memory. This property is called as principle of locality of reference.

b.) SUBROUTINE

A subroutine is a sequence of program instructions that performs a specific task.

INTERRUPT SERVICE ROUTINE

Interrupt service routine is a software process invoked by an interrupt request from a hardware device. It handles the request and sends it to CPU, interrupting the current process.

c.) SYSTEM BUS ARBITRATION

It refers to process by which current bus master accesses and then leaves the control of bus and passes it to another bus requesting processor unit. There are two approaches of bus arbitration.

- Centralized bus arbitration
- Distributed bus arbitration

d.) 128 x 8 RAM.

→ Memory capacity = 2048

$$\text{No. of chips required} = \frac{2048}{128} = \underline{\underline{16}}$$

e)

		4	4	4	5	5	5	6	
	3	3	3	2	2	2	4	4	
2	2	2	6	6	6	1	1	1	

* * * * *

(2)

No^r of misses = 8 hits = 3

$$\text{Hit ratio} = \frac{3}{12}$$

opt \rightarrow iv) None of these.

f.) 64 B cache lines

$$64 \text{ B} = 2^6$$

opt c) \Rightarrow 6 bits

Q2. a) PAGE FAULT : The processor is trying to access the page which is not currently available in the main memory. This situation is called page fault.

The fault notifies the operating system that it must locate data in virtual memory, then transfer it to system RAM.

Different types of page replacement algorithms are:

- i) FIFO algorithm : In the event of page fault, replace the page which has been used in the earliest stage.
- ii) LRU algorithm : In the event of page fault, replace the page which is least recently used.
- iii) MRU algorithm : In this event of page fault, replace the page which is most recently used.
- iv) Optimal page replacement algorithm : In the event of page fault, replace the page which is not used for longest duration of time.

b) No^r of frames = $\frac{4K}{1K} = 4$.

i) FIFO

			1	1	1	1	3	3	3	
			0	0	0	0	2	2	2	
	2	2	2	2	4	4	4	4	7	
4	4	4	4	6	6	6	6	5	5	
*	*	*	*	*	*	*	*	*	*	*

page fault = 10
Available page in main memory
⇒ 5, 7, 2, 3

ii) LRU


			1	1	1	1	1	1	1	1	5	5
			0	0	0	0	4	4	4	4	3	3
	2	2	2	2	2	2	0	0	0	0	0	7
4	4	4	4	4	6	6	6	6	6	2	2	2
*	*	*	*	*	*	*	*	*	*	*	*	*

Available page in main memory
⇒ 5, 3, 7, 2

Q3. a) CACHE MISS: There are three types:

- i) Compulsory miss → It always happens at the starting time of mapping process.
- ii) Capacity miss → This miss happens due to memory overflow.
- iii) Conflict miss → Same type of blocks are fetched into same line no.

b)



- B₀ (0-7)
- B₁ (8-15)
- B₂ (16-23)
- B₃ (24-31)
- B₄ (32-39)
- B₅ (40-47)
- B₆ (48-55)
- B₇ (56-63)
- B₈ (64-71)
- B₉ (72-79)
- B₁₀ (80-87)
- B₁₁ (88-95)
- B₁₂ (96-103)

Memory adrs	Block #	Hit/Miss
5	B0	Miss
17	B2	Miss
64	B8	Miss
18	B2	Hit
26	B3	Miss
16	B2	Hit
68	B8	Hit
74	B9	Miss
80	B10	Hit

Memory adrs	Block #	Hit/Miss
84	B10	Miss
92	B11	Miss
100	B12	Miss
64	B8	Hit
18	B2	Hit
26	B3	Hit
16	B2	Hit

$$K \bmod S = 2$$

$$04 \bmod 4 = 0$$

$$2 \bmod 4 = 2$$

$$8 \bmod 4 = 0$$

$$3 \bmod 4 = 3$$

$$9 \bmod 4 = 1$$

$$10 \bmod 4 = 2$$

$$11 \bmod 4 = 3$$

$$\% \text{ hit} = \frac{\text{Total no of hit}}{\text{Total no of access to cache memory}} \times 100$$

$$= \frac{8}{16} \times 100\%$$

$$= \underline{\underline{50\%}}$$

0	B12	B8
1	B9	
2	B2	B10
3	B3	B11

Q4. $Y = (A+B) * (C+D)$

Three address

Load	r0	A	r0 ← M[A]
Load	r1	B	r1 ← M[B]
Load	r2	C	r2 ← M[C]
Load	r3	D	r3 ← M[D]
Load	r4	r0 r1	r4 ← r0 + r1
ADD	r4	r2 r3	r4 ← r2 + r3
ADD	r5	r4 r3	r5 ← r4 + r3
MUL	r6	r4 r5	r6 ← r4 * r5
STORE	Y	r6	M[Y] ← r6

Two Address Instruction

MOV	r0	A	r0 ← M[A]
ADD	r0	B	r0 ← r0 + M[B]
MOV	r1	C	r1 ← M[C]
ADD	r1	D	r1 ← r1 + M[D]
MUL	r0	r1	r0 ← r0 * r1
MOV	Y	r0	M[Y] ← r0

1 - Address Instruction


Load	A	$Acc \leftarrow M[A]$
ADD	B	$Acc \leftarrow Acc + M[B]$
STORE	T	$M[T] \leftarrow Acc$
Load	C	$Acc \leftarrow M[C]$
ADD	D	$Acc \leftarrow Acc + M[D]$
MUL	T	$Acc \leftarrow Acc \times M[T]$
STORE	Y	$M[Y] \leftarrow Acc$

Q5. I/O TRANSFER MODES

- * I/O transfer modes are used to transfer the data from I/O devices to the CPU and memory.
- * There are three types of I/O transfer modes.


a) PROGRAMMED I/O

→ In this mode, no high speed interface logic is used which implies that I/O are directly connected with CPU, therefore, processor utilisation is inefficient.



b) INTERRUPT DRIVEN I/O

→ In this mode, high speed interface logic is used b/w CPU and I/O devices, therefore processor utilisation is efficient.



c) DMA (DIRECT MEMORY ACCESS)

* In this mode of transfer, bulk amount of data is transferred from I/O devices to main memory through DMA without involvement of CPU.

